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A Novel Approach to Minimizing Reconﬁguration Cost for LUT-Based FPGAs
Krishna Prasad Raghuraman, Haibo Wang, and Spyros Tragoudas
Department of Electrical and Computer Engineering
Southern Illinois University Carbondale, IL 62901

Abstract
This paper proposes a novel approach to reducing the
size of FPGA reconﬁguration bitstreams by ﬁxing appropriate orders for LUT inputs. With such LUT input orders,
memory locations that need to be altered during partial
reconﬁguration are relocated into common frames. We
present a novel problem formulation that relates the number of frames (that need to be downloaded into FPGAs)
to the number of minterms of a specially constructed logic
function. A heuristic procedure is developed to solve the
formulated problem in polynomial time. The proposed
methodology is validated by experiments conducted on
Xilinx Virtex FPGA platform. Considerable reduction on
the size of reconﬁguration bitstreams have been observed
from our experimental results.

1 Introduction
Implementing reconﬁgurable hardware using FPGAs
is a very active research direction. Quite a few FPGA reconﬁgurable systems have been developed for real applications. One important concern in FPGA reconﬁgurable
systems is reconﬁguration cost, which is normally proportional to the size of reconﬁguration bitstreams. Previously, numerous techniques [1, 2, 3, 4, 5, 6, 7] have been
presented to reduce FPGA reconﬁguration cost at high
level. In this work, we address the problem of minimizing reconﬁguration data size at logic level. Techniques
developed in this work can be combined with previous
high level approaches to more efﬁciently reduce the size
of FPGA reconﬁguration data.
In many LUT-based FPGAs, conﬁguration data are normally partitioned into frames [8, 9]. A frame is the minimum size of conﬁguration data that can be read or written into FPGAs. This work proposes to permute LUT
input orders such that memory bits that need to be altered
during a reconﬁguration are relocated into some common
frames. Consequently, the number of reconﬁguration frames
is reduced. A novel problem formulation for this opti-

mization problem is proposed in this paper. In addition,
an efﬁcient algorithm is developed to solve the formulated
problem.
The platform used in our experiment is Xilinx Virtex
architecture. Reconﬁguration frames for Xilinx Virtex
FPGAs are explained in the example depicted in Figure 1.
More details can be found in Virtex manuals [8, 9]. As
shown in Figure 1, a vertical column of FPGA real estate
contains N LUTs, which belong to different CLBs. Because it has four address inputs, each LUT has 16 memory
locations. These 16 memory locations of any LUT in the
column belong to 16 different frames. In addition, each
frame contains N bits, corresponding to the same memory locations in the N LUTs of the column. Since a frame
is the smallest portion of conﬁguration data that can be accessed by reconﬁguration commands, the entire frame has
to be written into the FPGA even if we just want to change
a single bit of a LUT during partial reconﬁguration. Although this arrangement seems to increase the size of bitstreams during partial reconﬁguration, it actually lessens
the burden of addressing each memory location. Consequently, it simpliﬁes hardware design and reduces the size
of reconﬁguration bitstreams.
Frames of configuration data
LUT Column
1

LUT1
16
1

LUT2
16

Frame 1 Frame 2

Frame 16

Configuration bit for
memory location 1
in LUT1
Configuration bit for
memory location 1
in LUT2

Configuration bit for
memory location 1
in LUT N

1

LUTN
16

Configuration bit for memory location 16 in LUT

N

Figure 1. Virtex conﬁguration frames.
The rest of the paper is organized as follows. Section 2 explains the proposed approach and describes the
problem formulation. Section 3 presents a heuristic al-
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gorithm to solve the formulated problem. Section 4 discusses experimental results, and the paper is concluded in
Section 5.

2 Preliminaries
The basic idea of the proposed approach is illustrated
in the following example. Assume that a column of LUTs
contains two LUTs, which are denoted as LU T 1 and LU T2 .
Also, we assume that functions implemented in both LUTs
are altered during reconﬁguration. The original and ﬁnal
functions of LU T 1 are A·(B+C) and A+B, respectively.
Meanwhile, A · B + C and (A + B) · C are the original
and ﬁnal functions of LU T 2 . We use three-input LUTs in
this example for a simple and clear demonstration. Also,
the example assumes for simplicity in the explanation that
the original and ﬁnal functions of an LUT depend on the
same set of variables.
In the ﬁrst scenario, we assume input orders for both
LUTs are {A, B, C}. Consequently, contents stored in
both LUTs before and after reconﬁguration are shown in
Figure 2. Labels C1 and C2 are used to indicate LUT
data before and after reconﬁguration. In addition, we
use asterisks to mark memory locations whose contents
are changed during reconﬁguration. In this scenario, ﬁve
frames need to be downloaded into the FPGA. However,
if we change the input order for LU T 2 to {C, A, B},
we need download only three frames as illustrated in Figure 3.
Address of LUT locations
A

LUT1
A3

B

A2

C

A1

LUT2

A

A3

B

A2

C

A1

000 001 010 011 100 101 110 111

LUT content before reconfiguration
0 0 0 0 0 1 1 1 C1
LUT content after reconfiguration
0 0 1 1 1 1 1 1 C2
* * *
LUT content before reconfiguration
0 1 0 1 0 1 1 1 C1
LUT content before reconfiguration
0 0 0 1 0 1 0 1 C2
*
*

Figure 2. Reconﬁguration data before permutation.

Address of LUT locations
A

LUT1
A3

B

A2

C

A1

LUT2

C

A3

A

A2

B

A1

000 001 010 011 100 101 110 111

LUT content before reconfiguration
0 0 0 0 0 1 1 1 C1
LUT content after reconfiguration
0 0 1 1 1 1 1 1 C2
* * *
LUT content before reconfiguration
0 0 0 1 1 1 1 1 C1
LUT content before reconfiguration
0 0 0 0 0 1 1 1 C2

Figure 3. Reconﬁguration data after permutation.

ping function. For example, LU T 1 in Figure 2 before reconﬁguration has logic function A · (B + C) and mapping
function A3 · (A2 + A1 ). The difference between logic
function and mapping function is the following. The logic
function of an LUT represents a cover of all the minterms
of the function it implements. However, the mapping
function of an LUT is a cover of all the memory locations that store logic 1. When permuting LUT inputs, we
change LUT mapping functions but keep logic functions
untouched. For example, LU T 2 has the same logic function in Figure 2 and 3. However, it has different mapping
functions (A3 · A2 + A1 in Figure 2 and A 1 · A2 + A3 in
Figure 3, both before reconﬁguration).
The following present formally the studied problem
which relates the number of frames (that need to be downloaded into FPGAs during partial reconﬁguration) to the
number of minterms of a specially constructed logic function. This formulation allows us to take advantage of
well-developed function manipulation procedures when
tackling the problem of minimizing FPGA reconﬁguration bitstreams. The following notations are used in our
discussion.
• N is the number of LUTs in one column
• LU Ti indicate the ith LUT in the selected column
and 1 ≤ i ≤ N
• fi1 and fi2 represent the mapping functions of LU T i
before and after reconﬁguration.

Functions fi1 and fi2 can be obtained as follows. AsNote that the output function of an LUT can be exsume that two circuits C 1 and C2 will be implemented on
pressed either in terms of its logic input signals (A, B, C
an FPGA. C1 is the original circuit and C 2 is the circuit dein Figures 2 and 3) or in terms of its address inputs (A 3 , A2 , A1 ).
rived from C 1 by performing partial reconﬁguration. UsFor the convenience of description, we refer to the funcing any available FPGA design tool, circuits C 1 and C2
tion deﬁned in terms of logic input signals as the logic
can be separately mapped into the same area of the FPGA
function of the LUT. In addition, we name the function
layout. For any LUT, e.g. LU T i , located in the mapped
expressed in terms of LUT address inputs as LUT map1
2
and fLUT
,
area, two logic functions, denoted by f LUT
i
i
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1
will be assigned. fLUT
is used in the implementation
i
2
of C1 and fLUT
is
for
C2 . Such assignments build onei
to-one relations between LUT address inputs and logic
1
2
and fLUT
depend. To obtain
variables on which f LUT
i
i
1
2
fi and fi , we can simply substitute the logic variables
by their corresponding LUT input addresses in their logic
function expressions.
The difference function between f i1 and fi2 is expressed
as:
(1)
Fi = fi1 ⊕ fi2

Note that the minterms of F i represent memory locations
in LU Ti that need to be altered to change the function
1
2
to fLUT
. From the
implemented on LU T i from fLUT
i
i
previous discussion, we know that each minterm of F i
will require a frame of conﬁguration data. For a given
LUT column, conﬁguration frames that cover all the LUT
locations that need to be altered can be calculated by performing union operation for all the difference functions of
LUTs in the given column. This is:
F=

N


Fi

(2)

i=1

When performing union operations, address inputs with
the same name but located in different LUTs (e.g. A 1
of LU Ti and LU Tj ) will be treated as the same variable. This is valid because address inputs in LUT mapping functions serve the same purpose: they are used as
coordinates to indicate memory locations that contain logic
1. The ﬁnal function obtained from the union operation
will depend on only four variables A 4 , A3 , A2 , A1 . Hence,
the problem of minimizing reconﬁguration data is translated into a problem of ﬁnding proper input permutation
orders for a set of logic functions (F i ) such that the number of minterms of function F is minimized.

3 Proposed solution
Using exhaustive enumeration method to solve the
above formulated problem will be very time consuming
since there are 24 N −1 possible combinations (assume that
a column contains N LUTs; each LUT has four inputs
and consequently results in 4! input permutations). To
efﬁciently search optimal LUT input orders, this section
presents a search procedure based on greedy algorithm.
Its major steps are described in Figure 4. It ﬁrst constructs
LUT difference functions (line 3) and, concurrently, ﬁnds
the LUT that requires the least number of reconﬁguration frames (lines 4 ∼ 8). The input order of the selected LUT will not be permuted, and is used as a reference when permuting other LUT input orders. Also,
function MintermCount used in line 4 counts the number

of minterms of its operand function. After the reference
LUT is selected, the algorithm sequentially picks an unprocessed LUT and permutes its inputs. The permutation
procedure is sketched from line 12 to 22. It exhaustively
tries all the possible permutations and picks the one that
results in the smallest increase on the number of minterms
of the newly constructed union function (F tmp ). The time
complexity of the proposed procedure is 24 · (N − 1),
which is signiﬁcantly smaller than the time complexity of
the exhaustive enumeration method.
1 min tmp = 16
2 for i = 1 to N
3
F[i] = fi1 ⊕ fi2
4
min = MintermCount(F[i])
5
if min < min tmp)
6
min tmp = min
7
min index = i
8
F = F[i]
9 for i = 1 to N
10
if i = min index)
11
F = permute(F , F[i])
12
13
14
15
16
17
18
19
20
21
22

permute( F , F[i] ) {
min tmp = 16
for each permutation order of LU Ti
derive new function F  [i] according
to the new input
 order
F tmp = F
F  [i]
min = MintermCount( F tmp )
if min < min tmp)
min tmp = min
Order[LU Ti ] = current permut. order
F min = F tmp
return F min }

Figure 4. The proposed search procedure.

4 Experimental results
The proposed search procedure has been implemented
on the top of a Binary Decision Diagram (BDD) package [10]. In the experimental ﬂow, we use ISCAS85 circuits as the initial circuits that are implemented on FPGAs before reconﬁguration. The hardware platform used
in our experiments is Xilinx Virtex 1000 device. In addition, Xilinx ISE design tool is used to map example circuits and generate conﬁguration data.
Due to the lack of suitable partial reconﬁguration
benchmark circuits, we derive FPGA ﬁnal circuits, which
are to be implemented after partial reconﬁguration, by
performing random function modiﬁcation on original circuits. In this process, we ﬁrst deﬁne a set of functions, denoted by f 1 , f2 , · · · fi , which depend on variables
A4 , A3 , A2 , A1 . Then, we derive the ﬁnal logic function for a selected LUT by performing either COMPOSE
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or INTERSECT operation with using the original LUT
function and one function selected from f 1 , f2 , · · · fi as
operands. The COMPOSE and INTERSECT are function manipulation operations deﬁned in the BDD package. The selection on operation (COMPOSE or INTERSECT) and operand function (f 1 , f2 , · · · fi ) is totally randomized.
For the formed FPGA circuits we generate reconﬁguration data using Xilinx ISE design automation tool. Initially, we simply follow the traditional design ﬂow without permuting LUT inputs. Then, we re-generate reconﬁguration bits by using the proposed approach. We ﬁnd
the optimal LUT input orders and force the Xilinx design
tool to keep such orders during the generation of reconﬁguration data. The sizes of reconﬁguration bitstreams
obtained using the above two approaches are compared
in Table 1. It shows that around 15% reduction on the
number of frames can be achieved by using the proposed
method. In the experiment, we also vary the size of LUT
column to provide more case studies.
Table 1. Comparison of Reconﬁguration
frames.
Circuit

No.of LUTs

Name
C432

per column
3
4
8
3
6
9
3
6
9
3
6
9
6
9
12
9
12
15
12
15
18
12
15
18

C1355

C1908

C2670

C3540

C5315

C6288

C7552

No. of Frm.
without
Permutation
274
233
166
142
124
106
255
198
172
430
334
276
771
632
567
769
626
542
1168
986
852
967
814
693

No. of Frm.
with
Permutation
244
212
136
137
111
95
239
175
141
389
286
232
659
506
409
617
574
440
964
826
712
780
660
570

savings
(%)
11%
10%
18%
4%
10%
10%
10%
12%
18%
10%
14%
16%
15%
20%
28%
21%
8%
19%
17%
16%
16%
9%
19%
18%

GAs. This is achieved by properly ordering LUT inputs
when mapping circuits into FPGAs. Furthermore, the
problem of ﬁnding such proper orders is formulated and
solved using a heuristic algorithm based greedy method.
Our approach tackles the problem of minimizing FPGA
reconﬁguration cost at logic level. To the best of our
knowledge, this type of problem was rarely addressed at
logic level. Our work demonstrates a new dimension on
minimizing FPGA reconﬁguration cost. Experimental results show that the size of reconﬁguration data can be reduced around 15% by the proposed method alone. In addition, without any compromise, the proposed method can
be combined with other techniques that reduce FPGA reconﬁguration cost through high-level optimization to further reduce FPGA reconﬁguration cost.
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5 Concluding remarks
In this paper, we presented a methodology to reduce
the size of reconﬁguration bitstreams for LUT-based FP-
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